Abstract-We investigate a binary code, which is implemented by serially concatenating a multiplexer, a multilevel delay processor, and a signal mapper to a binary turbo encoder. To achieve improved convergence behavior, we modify the binary code by passing only a fraction of the bits in the turbo code through the multilevel delay processor and the signal mapper. Two decoding methods are discussed and their performances are evaluated.
Interblock Memory for Turbo Coding I. INTRODUCTION I N the last decade, random-like binary codes such as conventional turbo codes [1] [2] [3] , multiple turbo codes (MTC) [4] [5], low-density parity-check codes [6] [7] [8] , repeataccumulate codes [9] [10] have pushed the error performance of channel coding close to the Shannon limit. For a randomlike block code [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] , the error performance can be improved by increasing the block length, which implies more correlation among code bits. Following the idea of introducing interblock memory to block coded modulation [11] [12] , in this letter, we increase the correlation among code bits by providing connection between adjacent codewords of randomlike block codes. In particular, we consider a coding scheme which is implemented by serially concatenating a multiplexer, a multilevel delay processor, and a signal mapper to the encoder of a binary turbo code , where the delay processor [13] is a convolutional interleaver with block delay.
To obtain satisfactory error performance in the error-floor region and the waterfall region, we must consider both the distance property and the convergence behavior of iterative decoding. The introduction of interblock memory in can be viewed as adding extra checks to the code bits of each codeword of through some operations on the bits of the adjacent codewords of . We can improve the convergence behavior by properly controlling the amount of checks provided from adjacent turbo codewords of . Hence, we propose a construction , which is composed of two parts. The first part is obtained by passing a fraction, , 0 ≤ ≤ 1, of the code bits of through the delay processor and signal We derive the pinch-off limits of using IDSC and IDAC respectively by the EXIT (extrinsic information transfer) charts [14] . Simulation is implemented to evaluate the performance of .
II. TURBO CODING WITH INTER-BLOCK MEMORY
Let be a turbo code with codeword length . Denote the -th codeword of as¯(
is sequentially processed by a multiplexer and a delay processor to produce the associated output sequences
] is a binary -tuple. The sequence − → is then processed by the signal mapper to produce the output sequence
] is an -bit symbol. The resultant code takes − → as its code sequence.
The relation among − → , − → and − → for the case of = 2 is given in Fig. 1 . The rates of and are the same.
The signal mapper mapsˆ( , ) into a binary -tupleˆ( , )
is a binary × nonsingular matrix. According toˆ=
where , 1 ≤ ≤ , is the label of the partitioning Ω −1 /Ω . Let Δ(ˆ,ˆ′) be the Hamming distance betweenˆandˆ′ measured in bits. According to the set-partitioning principle [15] and a proper , we have
, where Δ is the minimum intraset distance of Ω −1 . In addition, we define to be the average number of (ˆ′) at a distance of Δ from any (ˆ), where ( 1 0 1 1 0) ) and (ˆ= (1, 1)) are neighbors with 1 = 1 which are at a Hamming distance of 1 from (ˆ′ = (0, 0)) with ′ 1 = 0. Hence, 1 = 2. Similarly, we have Δ 2 = 2 and 2 = 1. □ With the delay processor and the signal mapper, we can check the distance properties of the resultant code in a manner similar to that used in [13] . Let − → and − → 0 be the binary output sequences associated with − → and − → 0 , respectively, where − → 0 is the all zero sequence. Let Δ ( − → , − → 0 ) be the bit-wise Hamming distance between the output sequences − → and − → 0 corresponding sequences − → and
We propose a suboptimum decoding for , called iterative decoding within a single codeword (IDSC). The decoder of IDSC consists of an MAP (maximum probability) demapper and a turbo decoder of . Suppose that we have received ⋅ ⋅ ⋅ ,¯( − 1),¯( ), ⋅ ⋅ ⋅ , where¯( ) is the errorcorrupted version of¯( ). Given that the extrinsic L-values (or log-likelihood ratios)
, (¯( − 1)) of bits in¯( − 1) have been obtained from the decoding of¯( − 1), we will decodē ( ) as follows (for = 2).
Step 1 The demapper computes the L-values , (¯2( )) for bits in¯2( ) based on¯( ) and the L-values , (¯1( − 1)) obtained from , (¯( − 1)).
Step 2 The demapper computes , (¯1( )) for bits in 1 ( ) based on¯( + 1) and , (¯2( + 1)) = 0.
Step 3 The turbo decoder of uses , (¯( )) as channel values , (¯( )) for bits in¯( ) to recover bits of¯( ) and obtain values , (¯( )). , (¯( )) = , (¯( )) − , (¯( )) will be used for decodinḡ ( + 1).
Let
( ) and ( ) denote the multiplicities of weightcode sequences of and , respectively. In , each weightbinary sequence, − → , contributes to only "one" neighbor in counting ( ). In , each binary sequence, − → , for which Δ ( − → , − → 0 ) = contributes to "one" neighbor in counting ( ), in case that optimum decoding is employed. Suppose that, for , a suboptimum decoding of¯(0) is designed without information about¯(1),¯(2), ⋅ ⋅ ⋅ . Then, each binary sequence, − → , for which Δ ( − → , − → 0 ) = , may contribute more than one neighbor in counting ( ). For IDSC, if (0, ) = 1, then there are possible neighbors labelled with ( − , ) = 1 which are at a Hamming distance Δ from (0). Hence, the code sequence, − → , contributes
neighbors in counting (Δ ( − → , − → 0 )). From (1) and (2), we see that by increasing , we can increase the distance with the price of increasing the associated multiplicities. In case that we have the information about¯(1),¯(2), ⋅ ⋅ ⋅ , we are able to reduce ( − → , − → 0 ). Hence, we propose an improved decoding called iterative decoding between adjacent codewords (IDAC). IDAC (for = 2) consists of the following steps with initial value , (¯( )) = 0.
Step 1 Based on , (¯( )), we use IDSC to decode¯( + 1) and obtain , (¯( + 1)).
Step 2 Based on
, (¯( + 1)), , (¯( − 1)), and , (¯( ))=0, the demapper calculates , (¯( )). The decoder of then uses , (¯( )) as , (¯( )) to decode¯( ) and obtain , (¯( )).
Step 3 Go to Step 1 unless we have repeated Steps 1 and 2 for times. We then have the decoded¯( ) and the associated , (¯( )). In order to achieve a better convergence behavior, we consider a combination of and , denoted by . For ,
, is composed of two parts. The first part is obtained by passing only a fraction, , 0 ≤ ≤ 1, of a codeword of through the delay processor and signal mapper. The second part is simply the remaining part of the codeword of . The arrangement of the two parts with = 1/2 and parameters given in Example 1 can be depicted by the Tanner graph of as shown in Fig. 2 . Given 0 ≤ ≤ 1 and which is a factor of , we set = .
For the first part, we haveˆ( , ) =ˆ( , ) for For , the distance property can be derived in a way similar to deriving (1). We then have
The code sequence, − → , contributes
neighbors in counting (Δ ( − → , − → 0 )) in case that in decoding¯(0), the information about¯(1),¯(2), ⋅ ⋅ ⋅ is not available.
III. PERFORMANCE EVALUATION
We use the rate-1/2 conventional binary turbo code , for which each component code is a 4-state convolutional code with generator matrix (1, 5/7) 8 . The parameters of , Ω 0 , and given in Example 1 are used. We set 1 ( , ) = ( , ), 2 ( , ) = 1 ( , ) for even , and 2 ( , ) = 2 ( , ) for odd , where ( , ) is the message bit, 1 ( , ) and 2 ( , ) are parity bits of the two component codes respectively. -random interleaver with parameter and interleaver size = are considered. For the turbo decoding of , iterations are used. We will first use EXIT chart analysis to investigate the convergence behavior of with very long code length ( = 2097152), and then use simulation to evaluate the performance of with various code lengths.
A. EXIT chart analysis for pinch-off limits
We can use EXIT chart to investigate the pinch-off limit (or turbo cliff) of using IDSC and IDAC. Let (¯) denote the mutual information, [ , ( )], between bit in¯and its L-value ( ). Similarly, (¯) denotes the mutual information, [ , ( )], between bit in¯and its extrinsic L-value ( ). For IDSC, (¯( − 1)) = 1 is assumed. From  Fig. 3 , we see that for / 0 = 0.7 dB, the region which is the bottleneck for the EXIT curves of is widely open for the EXIT curves of and the region which is the bottleneck for the EXIT curves of is widely open for the EXIT curves of . Hence, a proper mixture of and , e.g., with 0 < < 1, can achieve EXIT curves with wide enough tunnel for the exchange of information. We find that the pinchoff limits for with = 1 and 1/2 using IDSC are 0.64 and 0.54 dB, respectively, while the pinch-off limit for is 0.69 dB.
For IDAC, we need to consider the information exchange between¯( ) and¯( + 1) for . In fact, we only consider the information exchange between bits in¯1( ) and¯2( + 1) which are processed by the delay processor, where¯1( ) and 2 ( +1) are parts of¯( ) and¯( +1), respectively. Assuming (¯( − 1)) = 1, we obtain 1 (¯1( )) for various 1 (¯2( + 1)). Assuming (¯( + 2)) = 0, we obtain 2 (¯2( + 1)) for various 2 (¯1( )). In this way, we find that the pinch-off limits for with = 1 and 1/2 using IDAC are 0.59 dB and 0.45 dB, respectively.
B. Simulated BER Performance
We use -random interleavers with = 18, 22, 26, 32 and 90 for = 1024, 2048, 3072, 8192, and 262144, respectively. Simulation results for 4-state with of either 1 or 1/2 and using either IDSC or IDAC are given in Fig. 4 , where = 1024, 8192 and 262144 respectively. Also included in Fig. 4 are the simulation results for the 4-state turbo code with = 2048, 3072 and 262144 respectively. with > 0 requires a longer decoding delay (or decoding latency) as compared to based on the same interleaver length . Here, the decoding delay is calculated by assuming zero processing delay. Using IDSC, we need¯( ) and¯( + 1) to calculate , (¯( )) for with a -bit interleaver. Hence, the associated decoding delay is 2 message bits. Using IDAC, we need¯( ),¯( +1), and¯( +2) to calculate , (¯( )) for with a -bit interleaver. Hence, the associated decoding delay is 3 message bits. From Fig. 4 , we see that with = 1 and =1024 using IDSC (IDAC) has better error performance as compared to the conventional 4-state turbo code with = 2048 ( = 3072) at high SNR. For with = 1/2, its superiority over is very clear. It is interesting to see that using with = 1/2, = 8192 and IDAC, we can achieve similar error performance as with = 262144. In addition, using with = 1/2, = 262144 and IDAC, we can achieve a BER of 10 −7 at / 0 of 0.566 dB, which is better than the pinch-off limit of 0.69 dB for predicted by the EXIT analysis.
IV. CONCLUSIONS
In this paper, we propose to provide correlation between codewords of a binary turbo code by introducing interblock memory. Binary codes, , can be constructed based on various degrees of interblock memory. Two suboptimum decoding methods for have been proposed. One is designed based on iterative decoding within a single binary turbo codeword, called IDSC. The other is designed based on iterative decoding between two adjacent binary turbo codewords, called IDAC. As compared to IDSC, IDAC usually provides better BER performance at the cost of higher decoding complexity. Simulation shows that there exists which has better BER performance than that of under similar decoding delay.
